Two dimensional (2D) numerical simulation of low-frequency (1/f) noise is carried out in N-channel polysilicon thin film transistors biased from weak to strong inversion. Noise is simulated by Generation-Recombination processes. Simulation is based on the impedance field method of Shockley. A 2D analysis of the local noise level shows that contribution at grain boundaries dominates from weak to strong inversion.
Introduction
Polysilicon thin-film transistors (TFTs) are key elements for large area electronics such as flat panel displays, and flexible electronics because of their high potential usefulness in driving circuits and/or in addressing pixels.
Some improvements remain in TFT technology because the electrical properties are strongly affected by the trapping of carriers at the defects located at the grain boundaries and at the oxide/semiconductor _____________________________________ Corresponding author : lpichon@univ-rennes1.fr, Tel (33)2 23 23 56 65, Fax: (33)2 23 23 56 71 interface. In particular the high level of low frequency (1/f) noise is one limiting factor for using such devices [1] .
The physical origin of 1/f noise in TFTs due to carrier fluctuation is still controversial. It is useful to model 1/f noise by trapping/detrapping (T/D) of carriers into slow oxide traps [2] [3] . However, generation/recombination (GR) processes of carriers at grain boundaries (GBs) have been previously suggested [2] , and the corresponding defect densities can be deduced. 1/f noise level is then strongly dependent on both interface and active layer qualities, and thus on fabrication process parameters [3, 4] . A good understanding of transport characteristics such as noise is necessary to improve device modelling and TFT technologies. In the paper we report the study of the two dimensional (2D) spatial distribution of the 1/f local noise level, simulated by GR processes within the bulk of N-Channel TFTs. Simulation of devices is based on structures issued from low temperature (600°C) technology. TFTs are built with a single solid phase crystallized polysilicon layer ( figure 1 (a) ): the upper part is heavily doped (source and drain regions) and the bottom part is none intentionally doped (active layer). More details for fabrication are given in ref [5] . The impact of the structural defects, induced by the technology, on the noise level is analyzed.
Simulation
In the simulated TFTs ( fig. 1 ) the doped and undoped polycrystalline films are 150 nm thick. The oxide thickness t ox is 60 nm. The polysilicon is described by introducing equally spaced GBs, depicted as thin amorphous silicon layer with a width of 2 nm, perpendicular to the carrier transit direction. The grain size is 300 nm. Geometrical dimensions of each part of the structure correspond to TFTs previously processed and electrically studied (see ref [5] ). The corresponding transfer characteristic measured in the linear mode is plotted in the figure 2 (a). Low frequency noise was simulated for TFTs biased from the weak to the strong inversion and operating in the linear mode (V DS =300mV) by using the DESSIS-ISE multi-dimensional simulator of ISE-TCAD software [6] . The noise simulation is based on the impedance field method (IFM) of Shockley [7, 8] . A numerically efficient Green function approach to the Langevin equation-based simulation of the IFM is the basis for the implementation in ISE simulator. The complex (Fourier-transformed) Green functions G describe the propagation of perturbations inside the device to the contacts. According to the definition of the IFM, the two dimensional spatial distribution of the numerical simulation of the local noise voltage spectral density (2D-LNVSD) in the bulk of polysilicon layers was calculated from integration over all noise sources [6] : 
where n and p refer respectively to electrons and holes, K GR , K fGR and  represent the GR local noise source, the flicker GR local noise source and the device volume respectively.
The GR noise source model that we have chosen is expressed as a tensor:
where J n is the local current density, n is the local carrier density,  eq is the equivalent GR lifetime,  gr is a constant which represents the quasi Poissonian character of the carrier number (N) fluctuations (<N 2 >= gr <N>) and =2f is the angular frequency.
The 1/f noise source is represented as the sum of GR noises produced by sub bands of impurities or defects, with a corresponding continuous distribution of relaxation times between  1 and  2 :
. The flicker GR local noise source is then expressed as a tensor:
H is identified to the microscopic Hooge noise parameter associated with the local source of noise.  1 and  2 are chosen such that 1/ 2 <<<<1/ 1 . The calculation of the drain current noise spectral density with the classical form of IFM according to (1) requires the knowledge of the local noise source K. We defined the flicker GR local noise sources K fGR within the active layer following (3) with  H assumed identical for all sources. In order to obtain a 1/f behaviour in the studied frequency band (1Hz-10 3 Hz, see fig. 2 (b) ), the relaxation times  s, ~10 10 m -1 , y=3nm the oxide tunnel depth [9] , ii) for GR at GBs associated to thermally assisted tunnelling process (see inset of fig. 1 ) = 0 exp(E/kT)exp(y) [10] and thus a so high  2 =10 4 could be justified with y3nm and E0.2eV. For some spectrums which contain a Lorentzian, we introduced a GR local noise source K GR given by (2).
Results and discussion
A good fit of numerical simulations with experimental 1/f noise spectrum was obtained ( figure  2. (b) [11] , suggesting these noise parameters directly related. The higher values of  app can be explained by the current crowding due to structural defects inducing non conducting spots described as follow.
Trapping carriers at interfacial defects such as grain boundaries induce intergranular energy barrier modelled by non conducting area between two consecutive crystalline grains (see figure 3(b) ). If the restricted conducting contact region is considered to be circular then [12] :
with L and a standing for the grain and the conducting spot contact sizes respectively. For homogeneous materials H / app~1 whereas for disordered materials  H / app <<1. This ratio can be considered as a quality factor of the polycrystalline silicon and thus as an indicator on the reliability of the TFTs. It is commonly admitted that the drain current is strongly controlled by intergranular energy barriers [3] . At low gate voltages (from weak to moderate inversion) energy barriers are maximum, then the current flows preferentially the lowest barriers in restricted contacts regions at GBs and then  app > H . At high gate voltages (from weak to strong inversion) the energy barriers decrease, the current density becomes uniform and then  app~H . In our case the maximum value of this ratio is ~0.17.
The 2D-LNVSD within the active layer of the device biased in the weak inversion (V GS =-1V see fig. 2 (a) ) is displayed in the figure 4. Results show that the local noise magnitude is uniform within the intragranular bulk of the active layer, and that it is higher at GBs. The lower noise level close to the source/drain regions observed in the figure 4 (b) is explained because of the higher local carrier concentration in these regions resulting, according to (3) , to a lower local noise spectral density. For TFTs biased in the strong inversion (with V GS =5V, see fig.  2 (a) ) contribution of sources of noise close to the interface dominates ( fig. 5 ): noise level increases over one decade from the bulk of the active layer to the interface, with a quasi non existing contribution of the sources at the back (Si-poly/substrate) interface. This shows that the local noise in the TFTs biased in the strong inversion is mainly located close to the interface. This result is in contrast for devices biased in the weak inversion: all local sources within the active layer uniformly contribute to noise with a higher magnitude (fig. 4) , and then the noise rules over the whole bulk of the active layer. Furthermore, the higher local noise magnitude in devices biased in the weak inversion will be further discussed in The impact of the contribution of the GBs is depicted in the figures 6 and 7. A very high contribution of the sources of noise located at the grain boundaries is observed. LNVSD is 3 decades higher at the GBs than in the intragrain region. For devices biased in the strong inversion, it increases both at the grain boundaries and within the grains as the distance from the bulk of the active layer to the gate oxide/active layer interface decreases. All these results suggest a high contribution of the local sources associated with defects located at the interfaces (ie at GBs and along the SiO 2 /Si-poly interface). Then it underlines the preponderant role previously reported of these defects on the macroscopic 1/f noise level in the TFTs [2.3] . simulated results the maximum value of the LNVSD (at GBs) in the weak inversion is ~10 5 , whereas in the strong inversion it is ~10 3 , then it agrees with the ratio of the measured 2 DS DS I I / S from weak to strong inversion.
Conclusion
2D Numerical simulation of low frequency noise in TFTs is first presented. Noise is modelled by carrier fluctuations due to GR mechanisms of carriers and local sources of noise are uniformly distributed within the active layer. The effects of the induced defect technology (grain boundaries and gate insulator/active layer) on the 1/f noise level are pointed out. Results show that the low frequency noise in TFTs can be a criterion on the quality of the polycrystalline silicon and of the interface. Furthermore, the study shows that GR mechanisms, in particular at the grain boundaries, have to be more considered to improve TFT numerical simulation noise model to predict the reliability of the TFTs in relation with the technology.
